

V. APPENDIX

Let the Y -parameters of networks A and B in Fig. 2 be

$$Y_A = \left[\begin{array}{c|c} Y_{Am} & y_A^T \\ \hline y_A & Y_{Ann} \end{array} \right] \quad \text{and} \quad Y_B = \left[\begin{array}{c|c} Y_{Bm} & y_B^T \\ \hline y_B & Y_{Bnn} \end{array} \right],$$

respectively, where

$$\begin{aligned} (Y_{Am})_{i,j} &= Y_{Aij}, & (Y_{Bm})_{i,j} &= Y_{Bij}, \\ 1 &\leq i, & j &\leq m, \\ y_A &= [Y_{A1n}, Y_{A2n}, \dots, Y_{A mn}], \\ y_B &= [Y_{B1n}, Y_{B2n}, \dots, Y_{B mn}]. \end{aligned}$$

Denoting the Y -matrix of the k -th device ($1 \leq k \leq m$) as

$$\begin{bmatrix} Y_{D11}^{(k)} & Y_{D12}^{(k)} \\ Y_{D21}^{(k)} & Y_{D22}^{(k)} \end{bmatrix},$$

we define matrices Y_{D11} , Y_{D12} , Y_{D21} , and Y_{D22} by

$$Y_{Dij} = \text{diag}[Y_{Dij}^{(1)}, Y_{Dij}^{(2)}, \dots, Y_{Dij}^{(m)}], \quad 1 \leq i, \quad j \leq 2.$$

Then we obtain six equations similar to (1)–(6) in the text:

$$I_m = Y_{Am} V_m + V_n y_A^T, \quad (\text{A1})$$

$$I'_m = Y_{Bm} V'_m + V'_n y_B^T, \quad (\text{A2})$$

$$I_n = y_A V_m + V_n Y_{Ann}, \quad (\text{A3})$$

$$I'_n = y_B V'_m + V'_n Y_{Bnn}, \quad (\text{A4})$$

$$I_m = -Y_{D11} V_m - Y_{D12} V'_m, \quad (\text{A5})$$

$$I'_m = -Y_{D21} V_m - Y_{D22} V'_m, \quad (\text{A6})$$

where

$$\begin{aligned} I_m &= [I_1, I_2, \dots, I_m]^T, \\ I'_m &= [I'_1, I'_2, \dots, I'_m]^T, \\ V_m &= [V_1, V_2, \dots, V_m]^T, \\ V'_m &= [V'_1, V'_2, \dots, V'_m]^T. \end{aligned}$$

From (A1)–(A6), the Y -parameters (Y_{11} , Y_{12} , Y_{21} , Y_{22}) in the text can be obtained.

ACKNOWLEDGMENT

The author wishes to thank N. Tomita for helpful discussions.

REFERENCES

- [1] J. Lange, "Microwave transistor characterization including S-parameters," *HP Application Note 95*, pp. 1-1-1-13, Sept. 1968.
- [2] K. C. Gupta, R. Garg, and R. Chadha, *Computer-Aided Design of Microwave Circuits*. Mass.: Artech House, Inc., 1981, p. 36.
- [3] J. M. Rollett, "Stability and power-gain invariants of linear twoports," *IRE Trans. Circuit Theory*, vol. CT-9, pp. 29-32, March 1962.

A Model for Coplanar Waveguide Transmission Line Structures on Semiconductor Substrates

Kevin R. Nary, Kiran G. Bellare and Stephen I. Long

Abstract—An accurate model for coplanar waveguide transmission line structures on semiconductive substrates is presented. The model is useful for simulating long (> 0.5 mm) interconnects on LSI and VLSI GaAs circuits as well as high speed Si ICs. When simulated in the frequency domain, the model shows an excellent match to measured S parameters of coplanar waveguide samples.

I. INTRODUCTION

Since most GaAs integrated circuits are fabricated on semi-insulating substrates, the parasitic capacitances of interconnect lines to the backside RF ground plane are low. However, trends toward high density digital GaAs circuits result in closely spaced lines, and the interconnect parasitic capacitances from line to line are far more significant than those from line to distant ground plane. This would prompt us to treat long interconnects as coplanar waveguide (CPW) transmission lines, not as microstrip transmission lines [1]. The CPW lines are isolated from the back side ground plane and exhibit a quasi-TEM mode of propagation. Furthermore, in cases in which well controlled impedance characteristics are required, CPW lines can be produced by placing ground conductors adjacent to the signal lines.

A four element RLGC model is usually accurate for modelling CPW structures on semi-insulating GaAs, but not accurate when the structures are above a semiconductive substrate. Some digital GaAs MESFET processes, for example, incorporate p^- implants for threshold voltage control. If the implant layer extends below interconnect lines, as it would if the implant is not a selective one, signal propagation will be affected adversely by the presence of a lossy plane in close proximity to signal lines. This effect must be included in an accurate model.

This letter presents an accurate, physically intuitive model for simulating CPW structures above semiconductive substrates. The model is shown to be far superior to the simple four element RLGC model and significantly better than the model of reference [2].

II. MEASUREMENTS AND ANALYSIS

The test structures used for this study were 1 cm long CPW transmission lines whose cross section is depicted in Fig. 1. Line lengths were constrained to 1 cm by reticle size limitations. The samples were fabricated by Vitesse Semiconductor through the MOSIS foundry service [3]. The Vitesse process incorporates a nonselective

Manuscript received March 10, 1992; revised February 22, 1993.

The authors are with Rockwell Science Center, 1049 Camino Dos Ros, Thousand Oaks, CA 91358.

IEEE Log Number 9212741.




Fig. 1. Cross sectional view of CPW line structure on p^- implanted GaAs.

p^- implant. CPW structures were fabricated on the second and third metal levels which are typically used for long interconnects and power busses. The line spacings and widths were $6.4 \mu\text{m}$ and $3.2 \mu\text{m}$ respectively for metal two, and $5.6 \mu\text{m}$ and $5.6 \mu\text{m}$ for metal three. These widths and spacings were chosen because calculations assuming a highly conductive substrate indicated they would yield transmission lines with characteristic impedance near 50Ω .

Scattering parameters were measured with coplanar probes from 45 MHz to 20 GHz. From the measured S parameter data, line parameters for the conventional four element transmission line model (Fig. 2a) were calculated [4]. The resulting parameters are depicted in Fig. 2 and are seen to be highly frequency dependent indicating that the simple four element model is not a good model of the CPW structures. In particular, the capacitance per unit length decreases rapidly from 45 MHz to about 3 GHz, and the resistance and conductance per unit length fluctuate wildly. The apparent inductance increase at low frequency is a consequence of limited phase accuracy on short samples.

The frequency variation of the line parameters extracted for the four element model can be understood by considering the resistance of the p^- layer and the capacitances of the signal and ground lines to the p^- layer. Fig. 3(a) illustrates the situation. The coupling from signal line through C_{PS} , R_{PT1} and R_{PT2} , and C_{PG1} and C_{PG2} to the ground lines must be considered in parallel with the coupling through the coplanar capacitances C_{COP1} and C_{COP2} .

III. MODEL DEVELOPMENT

The development of a model for CPW lines on lossy substrates was achieved by matching the calculated S parameters of the physically intuitive model of Fig. 3(a) to measured S parameters. The model topology of Fig. 3(b) follows from the physical model of Fig. 3(a) where G_{PT} is the inverse of the parallel combination of R_{PT1} and R_{PT2} , and C_{PG} is the parallel combination of C_{PG1} and C_{PG2} . As usual, all element parameters are per unit length.

The CPW lines were modelled using identical series sections having the topology of Fig. 3(b). Fifty sections were used for each CPW structure. By comparing the results of the 50 section model to an 80 section model, it was verified that 50 sections were sufficient to model the lines. Initial values for R and L were obtained from the line parameters calculated for the four element model, whereas the initial value of C_{COP} was obtained from the high frequency capacitance of the four element model (Fig. 1). The p^- layer series resistance (R_{PL}) of the terminal sections was left floating, and a model of the probe pads was attached to each end of the CPW line model. The probe pad model also accounts for the conductivity of the substrate: it consists of a shunt 30 fF capacitor in parallel with the series combination of a 220 fF capacitor and 1880 Ω resistor. Initial estimates of the pad capacitances were obtained from the Vitesse Semiconductor design manual.




Fig. 2. Four element line parameters calculated from measured S parameters of metal 3 CPW line: (a) Inductance and capacitance, and (b) conductance and resistance.




Fig. 3. (a) Physically intuitive model including p^- layer effects, and (b) simplified 4-port model.

Using a frequency domain simulator (LIBRA [5]), the element values of the line model were tuned to achieve the best match between




Fig. 4. S_{11} and S_{12} magnitude (a) and phase angle (b) of proposed line model (solid), measured metal 2 CPW line (dashed) and conventional four element RLGC model (dotted). Inadequacy of four element model is apparent.

TABLE I
ELEMENT VALUES OF THE PROPOSED MODEL WHICH PROVIDE
THE CLOSEST MATCH OF THE MODELLED TO THE MEASURED S
PARAMETERS OF METAL 2 AND METAL 3 LINE SAMPLES

Element	Metal 2 CPW	Metal 3 CPW
L	6.9 nH/cm	4.6 nH/cm
C_{COP}	870 fF/cm	915 fF/cm
C_{PS}	460 fF/cm	342 fF/cm
C_{PG}	1.34 pF/cm	1.30 pF/cm
R	186 Ω /cm	49 Ω /cm
R_{PL}	9750 Ω /cm	8310 Ω /cm
G_{PT}	9.3 mS/cm	9.2 mS/cm

modelled and measured S parameters. The element values which provide the closest match of modelled and measured S parameters are summarized in Table I. The resulting match for the second metal CPW line is shown in Fig. 4. For comparison, the best match to a 50 section, four element RLGC model is also plotted in Fig. 4.

The authors of reference [6] proposed a simple modification to the four element RLGC to model transmission lines on heavily doped semiconductor substrates: a resistor in parallel with the series inductor and resistor to represent losses in the semiconductor. Attempts to match the measured data to this model yielded somewhat better results than the four element RLGC, but good matches to both the amplitudes and phases of S_{21} and S_{11} were not possible.




Fig. 5. S_{11} and S_{12} magnitude (a) and phase angle (b) of measured metal 3 CPW line (solid) and the model of reference [2] shown in inset of 5(a). Model of Fig. 3 is seen to fit measured data considerably better (see Fig. 4).

The model proposed in this paper was also compared to that proposed by Pribetich, *et al.* in [2]. Though the Pribetich model could be tuned to fit the measured data of the metal three CPW lines almost as well as the model we propose, its best fit to the metal 2 line was significantly worse, especially above 6 GHz. The best match of the Pribetich model to the measured S parameters of the second metal CPW line is shown in Fig. 5.

IV. CONCLUSION

An accurate model has been developed for long interconnect lines over a lossy substrate. Its effectiveness on GaAs substrates has been shown, and it should also apply to lines on silicon ICs. While the model is quite accurate for the CPW structures measured in this work, scaling rules for lines of different widths and spacings on substrates of different conductivity have yet to be developed.

REFERENCES

- [1] H. Hasegawa and Shouhei Seki, "Analysis of interconnection delay on very high-speed LSI/VLSI chips using an MIS microstrip line model," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-32, pp. 1721-1726, Dec. 1984.
- [2] P. Pribetich, C. Seguinot, and P. Kennis, "Systematic determination of the propagation characteristics of coplanar lines on semiconductor substrate," *IEEE Trans. Microwave Theory Tech.*, vol. 39, pp. 1083-1089, July 1991.
- [3] Information Sciences Institute, 4676 Admiralty Way, Marina Del Ray, CA 90292.

- [4] K. Kiziloglu, N. Dagli, G.L. Matthei and S.I. Long, "Experimental analysis of transmission line parameters in high-speed GaAs digital circuit interconnects," *IEEE Trans. Microwave Theory Tech.*, vol. 39, pp. 1361–1367, Aug. 1991.
- [5] EEsof, Inc., 5795 Lindero Canton Rd, Westlake Village, CA 91362.
- [6] Y.R. Kwon, V.M. Hietala, and K.S. Champlin, "Quasi-TEM analysis of 'Slow-wave' mode propagation of coplanar microstructure MIS transmission lines," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-35, pp. 545–551, June 1987.